Proactive Use of Finite Aperture Time in Sampling Circuit for Sensor Interface

Yonglun Yan ^a, Miho Arai ^b, Anna Kuwana ^c, Haruo Kobayashi ^d

Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University

1-5-1 Tenjin-cho, Kiryu 376-8515, Japan

^a<t201d015@gunma-u.ac.jp>, ^b<t11801601@gunma-u.ac.jp>, ^c<kuwana.anna@gunma-u.ac.jp>, ^d<koba@gunma-u.ac.jp>

Keywords: aperture time, charge injection, MOS switch, sampling circuit, sensor interface

Abstract. This paper describes the use of the finite aperture time in the sampling circuit for effective low pass filtering, targeted for sensor interface applications. In IoT systems, a lot of sensors are used and their output signals are in the low frequency band. Their associated high frequency noises are low-pass filtered, and then they are sampled and AD converted. The low-pass filter often requires large chip area We consider here to use the finite aperture time for low-pass filtering by making the sampling clock slope gentler for the sampling circuit; this can be implemented with small chip area. We also show in SPICE simulation that the long aperture time reduces the pedestal output voltage error of the sampling circuit due to the MOS switch charge injection and clock feedthrough.

1. Introduction

Countries all over the world are developing renewable energy and small electronic systems can operate with low energy. However, the presence of noise in small electronic systems cannot be ignored in many applications. The purpose of this research is to reduce the noise existing in the small electronic system for energy harvesting based on the electronic circuit design, and to improve the signal acquisition accuracy and efficiency of the sensor interface circuits in IoT systems, where the signal components are in the low frequency bands while the noises are in the high frequency. As we all know, the sampling circuit is used for the waveform acquisition, which enables the following ADC to perform AD conversion with high accuracy [1].

This research is based on a sampling circuit (Fig. 1) combined with finite aperture time control for reduction of the noise and the pedestal error due to charge injection and clock feedthrough, targeted for sensor interface analog front-end circuits [2]. Figs. 2 and 3 explain the aperture time in the sampling circuit. We confirm the conjecture through quantitative analysis of aperture time that slowly closing the switch of the sample hold circuit can reduce the circuit noise and also the pedestal error [3].

Aperture time is the inverse of the camera shutter speed. As shown in Fig.4, when the shutter is fast enough, we can clearly see the high-speed moving reference object in dark and fuzzy background. On the other hand, when the shutter is slow enough, the background becomes clear and bright although the moving reference object becomes blurred. This gives rise to two types of cameras: high-speed shutter cameras and slow shutter cameras. Using the characteristics of the aperture time can effectively reduce the amplitude of the signal, reduce noise, and improve some sensor-related product quality.

Notice that in the wideband signal acquisition, the finite (non-zero) aperture time is a problem because it works as low pass filtering and the high frequency signals are blurred [4-10]. However, here we propose use it proactively in the sensor interface circuit, where the signal components are in

the low frequency band and high frequency noise components should be removed. In other words, we argue the statement that for high frequency signal acquisition, the short aperture time is desirable, whereas for low signal acquisition, the long aperture time is better in the sampling circuit.



Fig. 1 Waveform sampling and sampling circuit.



Fig. 2 Definition of aperture time in a sampling circuit.



Fig. 3 Finite aperture time effects for low signal and high frequency signal sampling.



Fig. 4 Captured moving object and background for various shutter speeds. <u>https://read01.com/jEJyzjx.html#.YX9Ij55ByUk</u>

2. Low Pass Filtering Effect of Aperture Time in Sampling Circuit

The definition of the aperture time is the integral of the time when the switch starts from closing to fully open (Fig. 2). We have derived analytically in [4-7] that for the sampling circuit model in Fig. 5, the finite aperture time shows the low pass action as follows:

$$\frac{V_C}{V_{in}} = \frac{sinc(\omega\tau_2)}{sinc(\omega\tau_2) + j\omega\tau_1}$$

Here $\tau_1 = RC$.



Fig. 5 Sampling circuit model with finite aperture time τ_2 and switch on-resistance *R*.

The detailed discussions on the circuit in Fig. 5 including the rigorous definition of the effective aperture time are shown in [4-9], though these are from the viewpoint of the wideband signal sampling instead of the high frequency noise reduction.

We consider here that the hold capacitor value of *C* is determined by kT/C noise, and if the value of *R* is increased for low-pass filtering, the settling time of the sampling circuit becomes longer; hence the proactive usage of the finite aperture time is effective as the total circuit performance balance.

3. Charge Injection Reduction of Finite Aperture Time in Sampling Circuit

This section discusses the finite aperture time effects to the charge injection of the MOS switch in the sampling circuit using SPICE simulation with TSMC 0.1µm CMOS parameters.

Fig. 6 explains the charge injection of the NMOS switch. Fig. 6 (a) shows the channel electrons when the NMOS switch is on, whereas Fig. 6 (b) shows the case that it turns off; some of the channel electrons are dispelled into the source from the channel and the others are into the drain. The balance of the charge redistribution to the source and drain sides depends on their associated impedances. When a hold capacitor is connected to the drain, its voltage is dropped by ΔV_{OUT} as shown in Fig. 7 where ΔV_{OUT} is denoted as ΔV_a or ΔV_b . This ΔV_{OUT} is called as the pedestal error of the sampling circuit. The pedestal error is mainly caused by the charge injection and the clock feedthrough [12]. We found by SPICE simulation that the pedestal error is reduced for long aperture time, which is beneficial for low frequency signal acquisition with low aperture time sampling.



Fig. 6 Channel charge of NMOS. (a) ON state. (b) Turn off transition.



Fig. 7 Charge injection in sampling circuit for quick and slow turn off.

4. Simulation Results of Pedestal Error in Sampling Circuit

We have simulated the pedestal error in MOS sampling circuit in various cases, using TSMC 0.18 μ m BSIM3v3 parameters. We set the default parameters as W=20 μ m L=0.2 μ m for the MOS switch, C=0.1pF of the hold capacitor, Tfall=0.01ns of the sampling clock fall time which corresponds to the aperture time, and Vdd=3.3V of the power supply.

Our simulation results show the following:

- (1) As W increases, ΔV_{OUT} increases (approximately in proportion).
- (2) As L increases, ΔV_{OUT} increases (approximately in proportion).
- (3) As C increases, ΔV_{OUT} decreases (approximately in inverse proportion).
- (4) As Tfall increases, ΔV_{OUT} decreases, as shown in Figs. 8. 9.
- (5) ΔV_{OUT} difference between NMOS and PMOS switch cases is small, as shown in Fig.10.



Fig. 8 Pedestal error in NMOS switch sampling circuit for various aperture time.



Fig. 9 Pedestal error in PMOS switch sampling circuit for various aperture time.



Fig. 10 Difference of pedestal errors between NMOS and PMOS switch sampling circuits. *Vineff* is defined as *Vin* for NMOS switch sampling circuit, while *Vdd-Vin* for PMOS one.

5. Conclusion

In this paper, we have considered to use the finite aperture time in the sampling circuit proactively to reduce the noises, targeted for the sensor interface applications. We have found by SPICE simulation that the charge injection is also reduced in the MOS sampling circuit. As the next step, we will explain the reasons for this charge injection reduction by the slow turn off, based on MOS modeling and physics [13, 14].

References

- [1] H. Kobayashi, M. A. Mohamed Zin, H. Sato, K. Kobayashi, H. San, J. Ichimura, Y. Onaya, N. Kurosawa, Y. Kimura, Y. Yuminaka, K. Tanaka, T. Myono, F. Abe, "High-Speed CMOS Track/Hold Circuit Design", *Analog Integrated Circuits and Signal Processing, Kluwer Academic Publishers*, vol.27, no.4, pp.165-176, April 2001.
- [2] D. Iimori, T. Nakatani, S. Katayama, G. Ogihara, A. Hatta, A. Kuwana, K. Sato, T. Ishida, T. Okamoto, T. Ichikawa, J. Wei, Y. Zhao, T. M. Tran, K. Hatayama, H. Kobayashi, "Summing Node and False Summing Node Methods: Accurate Operational Amplifier AC Characteristics Testing without Audio Analyzer", *51st IEEE International Test Conference*, (Virtual), Oct. 2021.

[3]G. Wegmann, E. A. Vittoz, F. Rahali, "Charge Injection in Analog MOS Switches", *IEEE Journal*

of Solid-State Circuits, vol. 22, no. 6, pp. 1091- 1097, Dec. 1987.

- [4] M. Arai, I. Shimizu, H. Kobayashi, K. Kurihara, S. Sasaki, S. Shibuya, K. Niitsu, K. Kubo, "Finite Aperture Time Effects in Sampling Circuit", *IEEE 11th International Conference on ASIC*, (Chengdu, China) 2015.
- [5] A. A. Abidi, M. Arai, K. Niitsu, H. Kobayashi, "Finite Aperture Time and Sampling Bandwidth", *Proceedings of IEICE*, (Tokyo, Japan) March 2011.
- [6] H. Kobayashi, I. Shimizu, N. Tsukiji, M. Arai, K. Kubo, H. Aoki, "Fundamental Design Tradeoff

and Performance Limitation of Electronic Circuits Based on Uncertainty Relationships", *IEEE* 12th International Conference on ASIC, (Guiyang, China), Oct. 2017.

- [7] M. Arai, I. Shimizu, K. Kubo, H. Kobayashi, "Analysis of Sampling Circuit", *IEEJ Electronic Circuit Workshop*, (Tokyo, Japan) March 2013.
- [8] H. Kobayashi, K. Kobayashi, M. Morimura, Y. Onaya, Y. Takahashi, K. Enomoto, H. Kogure, "Sampling Jitter and Finite Aperture Time Effects in Wideband Data Acquisition Systems", *IEICE Trans. on Fundamentals*, vol. E85-A, no. 2, pp. 335-346, Feb. 2002.

[9] S. Yamamoto, Y. Sasaki, Y. Zhao, J. Wei, A. Kuwana, K. Sato, T. Ishida, T. Okamoto, T. Ichikawa,

T. Nakatani, T. Tran, S. Katayama, K. Hatayama, H. Kobayashi, "Metallic Ratio Equivalent-Time Sampling: A Highly Efficient Waveform Acquisition Method", *27th IEEE International Symposium on On-Line Testing and Robust System Design*, (Virtual) June 2021.

- [10] S. Katayama, Y. Abe, A. Kuwana, K. Asami, M. Ishida, R. Ohta, H. Kobayashi, "Application of Residue Sampling to RF/AMS Device Testing", *30th IEEE Asian Test Symposium*, (Virtual), Nov. 2021.
- [11]Y. Abe, S. Katayama, C. Li, A. Kuwana, H. Kobayashi, "Frequency Estimation Sampling Circuit

Using Analog Hilbert Filter and Residue Number System", 13th IEEE International Conference on ASIC, (Chongqing, China), Oct. 2019.

- [12] R. Gregorian, G. C. Temes, Analog MOS Integrated Circuits for Signal Processing, *Wiley-Interscience*, 1986.
- [13] A. Dei and M. Valle, "Modelling Charge Injection in MOS Analogue Switches using a Compact Model in a Deep Submicron Technology", *IEE Proceedings of Circuits, Devices and Systems*, 153 (3), pp. 269-273, 2006.
- [14] Y. Tsividis, C. McAndrew, Operation and Modeling of the MOS Transistor, *Oxford University Press*, 2012.